Cadence Design Systems has launched the third generation of its 3D-IC design tool with 3D design planning, implementation and system analysis in a single, unified cockpit.
The Integrity 3D-IC tool, used by R&D lab imec in Belgium, adds system-driven power, performance and area (PPA) for individual chiplets through integrated thermal, power and static timing analysis capabilities.
The unified database across multiple tools allows chip designers creating hyperscale computing, consumer, 5G communications, mobile and automotive applications to achieve greater productivity for 3D and chiplet designs versus a disjointed die-by-die implementation approach. This is increasingly important with the move to 3nm adn 2nm porcess technology nodes (see Samsung article below).
The platform provides system planning, integrated electrothermal, static timing analysis (STA) and physical verification flows, enabling faster, high-quality 3D design closure. It also incorporates 3D exploration flows, which take 2D design netlists to create multiple 3D stacking scenarios based on user input, automatically selecting the optimal, final 3D stacked configuration.
Related chiplet articles
- ARM pushes chiplets and 3D packaging for Neoverse chips
- Marvell founders back data centre RISC-V chiplet startup
- Intel $3.5bn boost for chiplets
- Italian startup for 3D chiplet package co-design
“3 d-ic设计继续获得动力,there is an increased need to automate the planning and partitioning of a 3D stack die system more efficiently. As the world-leading research and innovation hub in nanoelectronics and digital technologies and through our longstanding collaboration with Cadence, we’ve successfully found automated ways to partition designs to build an optimal 3D stack with increased accessible memory bandwidth that pushes performance and lowers power in advanced-node designs. The integrated memory on the logic flow included in Cadence’s Integrity 3D-IC platform enables cross-die planning, implementation and multi-die STA, which our research teams demonstrated on a multi-core high-performance design,” said Eric Beyne, senior fellow and program director, 3D System Integration at imec.
The common cockpit and database lets chip and package design teams optimize the complete system at the same time, allowing system-level feedback to be incorporated efficiently. A complete 3D-IC stack planning system supports all types of 3D designs, enabling customers to manage and implement native 3D stacking across package design teams and outsourced semiconductor assembly and test (OSAT) companies that use Cadence Allegro packaging technologies.
Direct script-based integration with the Cadence Innovus Implementation System supports high-capacity digital designs with 3D die partitioning, optimization and timing flows with the chiplets, while early electrothermal and cross-die analysis allows early system-level feedback for system-driven PPA.
“Cadence has historically offered customers strong 3D-IC packaging solutions through its leading digital, analog and package implementation product lines,” said Dr. Chin-Chi Teng, senior vice president and general manager in the Digital & Signoff Group at Cadence. “With recent developments in advanced packaging technologies, we saw a need to further build upon our successful 3D-IC foundation, providing a more tightly integrated platform that ties our implementation technology with system-level planning and analysis. As the industry continues to move toward different configurations of 3D stacked dies, the new Integrity 3D-IC platform lets customers achieve system-driven PPA, reduced design complexity and faster time to market.”
“为了使用光学计算来推动AI加速度，我们一直利用芯片设计行业中所有最新的创新趋势，这是多芯片堆叠的关键创新。为了构建异质的多芯片堆叠设计，重要的是要拥有一个完全集成的计划和实施系统，该系统可以代表单个驾驶舱中的多个技术节点。Cadence Integrity 3D-IC平台提供了一个统一的数据库解决方案，该解决方案具有实现和早期系统级分析功能，包括正时签名和电热分析。它可以帮助我们使用光学计算来实现AI加速度的下一代创新。
“There are increased requirements for building 2.5D/3D-IC designs with multiple chiplets like logic dies and high-bandwidth memories that are connected with silicon interposer technology. To meet our performance criteria, interposer routing needs automation to be correct-by-construction while taking into account location, shielding and system integrity requirements. The Cadence Integrity 3D-IC platform is well integrated for optimal interposer implementation and system analysis and offers fast, complete system analysis, enabling us to deliver designs that meet memory bandwidth demands for hyperscale computing and 5G communications,” said Tuobei Sun, head of R&D in the Department of Packaging and Testing at SaneChips
Other articles on eeNews Europe
